Uploaded image for project: 'WiredTiger'
  1. WiredTiger
  2. WT-2648

cache-line alignment for new ports

XMLWordPrintableJSON

    • Type: Icon: Improvement Improvement
    • Resolution: Done
    • Priority: Icon: Minor - P4 Minor - P4
    • WT2.9.0, 3.2.10, 3.3.11
    • Affects Version/s: None
    • Component/s: None
    • Labels:
      None

      WiredTiger currently sets the cache alignment target to 64 in hardware.h.

      According to david.daly, the Power8 port should be using 128 and the ZSeries should be using 256.

      mark.benvenuto, I think we're using #ifdef __powerpc64__ for the Power8, what's the right #ifdef for the ZSeries?

            Assignee:
            keith.bostic@mongodb.com Keith Bostic (Inactive)
            Reporter:
            keith.bostic@mongodb.com Keith Bostic (Inactive)
            Votes:
            0 Vote for this issue
            Watchers:
            2 Start watching this issue

              Created:
              Updated:
              Resolved: