-
Type:
Improvement
-
Resolution: Done
-
Priority:
Major - P3
-
Affects Version/s: 3.3.6
-
Component/s: Portability
-
Fully Compatible
-
Platforms 2017-07-10
Cache line sizes vary by platform, and specific processors.
| Processor Family | Cache Line Size |
|---|---|
| x64 | 64 |
| PowerPC64 | 128 |
| s390x | 256 |
For PowerPC64, I am considering POWER8 instead of older processors.
An case where we try to align to cache line size: https://github.com/mongodb/mongo/blob/master/src/mongo/db/concurrency/lock_state.cpp#L90
- depends on
-
SERVER-29712 Polyfill std::hardware_{con,de}structive_interference_size
-
- Closed
-