cache-line alignment for new ports

WiredTiger currently sets the cache alignment target to 64 in hardware.h.

According to david.daly, the Power8 port should be using 128 and the ZSeries should be using 256.

mark.benvenuto, I think we're using #ifdef __powerpc64__ for the Power8, what's the right #ifdef for the ZSeries?