We have confirmation from ARM that a those two barriers in combination are sufficient for release semantics, currently we have a full barrier.
We will move to dmb ishld + dmb ishst.
We have confirmation from ARM that a those two barriers in combination are sufficient for release semantics, currently we have a full barrier.
We will move to dmb ishld + dmb ishst.